

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

ATTORNEY DOCKET NO. 037267/0135

JC855 U.S. PTO

09/606159



06/29/00



Applicant: Takaaki NAGAI et al.
Title: EEPROM SEMICONDUCTOR DEVICE AND METHOD OF
FABRICATING THE SAME
Appl. No.: Unassigned
Filing Date: 06/29/2000
Examiner: Unassigned
Art Unit: Unassigned

CONTINUING PATENT APPLICATION
TRANSMITTAL LETTER

Assistant Commissioner for Patents
Box PATENT APPLICATION
Washington, D.C. 20231

Sir:

Transmitted herewith for filing under 37 C.F.R. § 1.53(b) is a:

☐ Continuation ☒ Division ☐ Continuation-In-Part (CIP)

of the above-identified co-pending prior application in which no patenting, abandonment, or termination of proceedings has occurred. Priority to the above-identified prior application is hereby claimed under 35 U.S.C. § 120 for this continuing application. The entire disclosure of the above-identified prior application is considered as being part of the disclosure of the accompanying continuing application and is hereby incorporated by reference therein.

Enclosed are:

- ☒ Specification, Claim(s), and Abstract (26 pages).
- ☒ Formal drawings (13 sheets, Figures 1-17).
- ☒ Declaration and Power of Attorney (2 pages).
- ☒ Preliminary Amendment (2 pages).
- ☒ Information Disclosure Statement.
- ☒ Form PTO-1449

The filing fee is calculated below:

	Claims as Filed	Included in Basic Fee	Extra Claims	Rate	Fee Totals
Basic Fee				\$690.00	\$690.00
Total Claims:	6	- 20	= 0	x \$18.00	= \$0.00
Independents:	2	- 3	= 0	x \$78.00	= \$0.00
If any Multiple Dependent Claim(s) present:			+	\$260.00	= \$0.00
				SUBTOTAL:	= \$690.00
[]				Small Entity Fees Apply (subtract 1/2 of above):	= \$0.00
				TOTAL FILING FEE:	= \$690.00

- [X] A check in the amount of \$690.00 to cover the filing fee is enclosed.
- [] The required filing fees are not enclosed but will be submitted in response to the Notice to File Missing Parts of Application.
- [X] The Assistant Commissioner is hereby authorized to charge any additional fees which may be required regarding this application under 37 C.F.R. §§ 1.16-1.17, or credit any overpayment, to Deposit Account No. 19-0741. Should no proper payment be enclosed herewith, as by a check being in the wrong amount, unsigned, post-dated, otherwise improper or informal or even entirely missing, the Assistant Commissioner is authorized to charge the unpaid amount to Deposit Account No. 19-0741.

Please direct all correspondence to the undersigned attorney or agent at the address indicated below.

Respectfully submitted,

June 29, 2000

Date

Barak A. Costello 36,489
 FOR David A. Blumenthal
 Attorney for Applicant
 Registration No. 26,257

FOLEY & LARDNER
 Washington Harbour
 3000 K Street, N.W., Suite 500
 Washington, D.C. 20007-5109
 Telephone: (202) 672-5407
 Facsimile: (202) 672-5399

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

ATTORNEY DOCKET NO. 037267/0135

Applicant: Takaaki NAGAI et al.
Title: EEPROM SEMICONDUCTOR DEVICE AND METHOD OF
FABRICATING THE SAME
Appl. No.: Unassigned
Filing Date: 06/29/2000
Examiner: Unassigned
Art Unit: Unassigned

PRELIMINARY AMENDMENT

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

Prior to examination of the present Application, Applicants respectfully request that the above-identified application be amended as follows:

IN THE SPECIFICATION:

Please amend the specification as follows:

Page 1, after the Title insert --This Application is a Divisional of Application Serial No. 09/124,851, filed on July 30, 1998.--.

Page 1, line 28, delete "3A" and insert --1--.

Page 2, line 3, delete "only";
line 4, after "but" insert --are--.

Page 3, line 13, after "out" insert --,--;

line 28, delete "pauses" and insert --causes--.

Page 4, line 27, delete "only"; after "but" insert --only--.

Page 13, line 16, delete "only"; after "but" insert --only--.

IN THE CLAIMS:

Please cancel claims 1 through 20.

REMARKS

Applicants respectfully request that the foregoing amendments be made prior to examination of the present application.

Respectfully submitted,

June 29, 2000

Date

David A. Blumenthal 36,489
for David A. Blumenthal
Attorney for Applicant
Registration No. 26,257

FOLEY & LARDNER
Washington Harbour
3000 K Street, N.W., Suite 500
Washington, D.C. 20007-5109
Telephone: (202) 672-5407
Facsimile: (202) 672-5399

EEPROM SEMICONDUCTOR DEVICE
AND
METHOD OF FABRICATING THE SAME

5 BACKGROUND OF THE INVENTION

FIELD OF THE INVENTION

The invention relates to a semiconductor device, and more particularly to a semiconductor device including an electrically erasable programmable read only memory having a two-gate structure of a floating gate and a control gate deposited on the floating gate.

10

DESCRIPTION OF THE RELATED ART

An electrically erasable programmable read only memory (hereinafter, referred to simply as "EEPROM") generally includes, as a memory cell, MISFET memory transistor having a two-gate structure of a floating gate and a control gate formed on the floating gate. Data is written into or eliminated from the two-gate type EEPROM by introducing electric charges into or discharging electric charges from a floating gate.

15

For instance, data is written into the two-gate type EEPROM by introducing channel hot electrons, generated in drain regions, into a floating gate, whereas data is eliminated from EEPROM by introducing electrons into a source, for instance, by virtue of Fowler-Nordheim tunneling.

20

A conventional method of fabricating a two-gate type memory cell array is explained hereinbelow with reference to Figs. 1, 2 and 3A to 3D, wherein Fig. 1 is a plan view of a conventional two-gate type memory cell array, Fig. 2 is a plan view illustrating the memory cell array being fabricated, and Figs. 3A to 3D are cross-sectional views of the memory cell array taken along the line III-III in Fig. 3A, showing respective steps of a method of fabricating the memory cell array.

25

As illustrated in Fig. 3A, a p-type well 2 is formed in a p-type

semiconductor substrate 1 in a region where a memory cell array is to be formed. Then, a plurality of field insulating films 3 is formed in the form of islands by selective oxidation. The field insulating films 3 are not illustrated only in Fig. 3A, but illustrated in Fig. 2.

5 Then, a first gate insulating film 4 is formed all over the p-type well 2, and a first polysilicon layer 5a is formed all over the first gate insulating film 4 for forming a floating gate. Then, impurities such as phosphorus (P) are doped into the first polysilicon layer 5a by thermal diffusion or ion-implantation to thereby lower a resistance of the first polysilicon layer 5a. Then, as illustrated in Fig. 2,
10 the first polysilicon layer 5a is patterned into a plurality of layers 5a in parallel with each other so that the layers 5a extend perpendicularly to word lines which will be formed later, in order to define a width thereof in a direction of a channel width of a floating gate.

Then, a second gate insulating film 6 is formed all over the product, and
15 a second polysilicon layer 7a is formed over the second gate insulating film 6. Then, as illustrated in Fig. 3A, a patterned photoresist film 18a is formed on the second polysilicon layer 7a by photolithography and dry etching. The photoresist film 18a has a pattern for forming word lines.

Then, as illustrated in Fig. 3B, the second and first polysilicon layers 7a
20 and 5a are patterned with the patterned photoresist film 18a being used as a mask, to thereby form control gates 7 and floating gates 5. After removal of the photoresist film 18a, impurities such as arsenic (As) are ion-implanted into the product with the deposited gates 5 and 7 and the field insulating films 3 being used as a mask, to thereby form drain regions 8a and source regions 8b.

25 Then, as illustrated in Fig. 3C, sidewall spacers 9 are formed around a sidewall of the deposited gates 5 and 7 of each of memory cells in order to cause CMOS transistors located outside memory cell array regions to have a LDD-structure. Thereafter, a first interlayer insulating film 10 is deposited all over the product. The first interlayer insulating film 10 is composed of boron phospho

silicate glass (BPSG), and has a thickness in the range of 6000 to 8000 angstroms.

Then, there is formed a photoresist film 18e having a hole above the drain region 8a. Then, the first interlayer insulating film 10 is etched with the photoresist film 18e being used as a mask, to thereby form a contact hole 11
5 leading to the drain region 8a.

After removal of the photoresist film 18e, aluminum alloy is deposited by sputtering by a thickness in the range of 4000 to 6000 angstroms. Then, the aluminum alloy is patterned by photolithography and dry etching to thereby form bit lines 12 extending perpendicularly to the word lines. Then, the product is
10 entirely covered with a passivation film 16 composed of PSG and having a thickness of about 5000 angstroms. Thus, there is completed a memory cell array.

While the above-mentioned method is being carried out a region 3a (a hatched region in Fig. 2) which is sandwiched between the field insulating films 3 and will become a source region is exposed to etching twice, namely, when the first
15 polysilicon layer 5a is patterned and when the second polysilicon layer 7a is patterned. When the first polysilicon layer 5a is patterned, the region 3a is covered merely with the thin first gate insulating film 4 after the first polysilicon layer 5a has been etched. Hence, the first gate insulating film 4 is first removed,
20 and then, the p-type semiconductor substrate 1 is undesirably etched. In addition, when the second polysilicon layer 7a is patterned, the region 3a is covered merely with the thin second gate insulating film 6 after the second polysilicon layer 7a has been etched. Hence, the p-type semiconductor substrate 1 is undesirably further etched.

As a result, as illustrated in Fig. 4 which is a cross-sectional view taken along the line IV-IV in Fig. 1, there is formed an undesirable recess 19 at a surface of the semiconductor substrate 1. The undesirable recess 19 causes junction leakage therein, which pauses a problem that data-writing and data-eliminating properties are deteriorated.

If a diffusion layer had a depth shallower than a depth of the recess 19, there is formed a breakage in a source region at the recess 19, since impurities are not ion-implanted into an inner sidewall of the recess 19. This causes a reduction in a fabrication yield.

5 The above-mentioned problem can be solved by a semiconductor device structure as suggested in Japanese Unexamined Patent Publications Nos. 3-52267 and 3-126266, for instance. Hereinafter is explained the suggested structure with reference to Figs. 5, 6, 7 and 8A to 8D, wherein Fig. 5 is a plan view of the suggested memory cell array, Fig. 6 is a cross-sectional view taken along the
10 line VI-VI in Fig. 5, Fig. 7 is a cross-sectional view taken along the line VII-VII in Fig. 5, and Figs. 8A to 8D are cross-sectional views taken along the line VI-VI in Fig. 5, showing respective steps of a method of fabricating the suggested memory cell array.

 The suggested memory cell array is characterized by that a plurality of
15 the field insulating films 3 extend perpendicularly to the word lines 7, and that the common source line 17a connecting the source regions 8b to each other in a direction in which the word lines 7 extend is formed to extend perpendicularly to the field insulating films 3. Hereinafter is explained a method of fabricating the suggested memory cell array, with reference to Figs. 8A to 8D.

20 As illustrated in Fig. 8A, a p-type well 2 is formed in a p-type semiconductor substrate 1 by introducing p-type impurities into the semiconductor substrate 1 and thermally diffusing the p-type impurities in the semiconductor substrate 1. Then, a plurality of field insulating films 3 are formed on a principal surface of the p-type well 2 by selective oxidation so that the
25 field insulating films 3 extend in parallel with one another, but perpendicularly to word lines which will be formed later. The field insulating films 3 are not illustrated only in Fig. 8A, but illustrated in Fig. 5.

 Then, a first gate insulating film 4 and then a first polysilicon layer 5a are formed all over the product. Then, impurities such as phosphorus (P) are

ion-implanted into the first polysilicon layer 5a to thereby lower a resistance of the first polysilicon layer 5a. Then, as illustrated in Fig. 2, the first polysilicon layer 5a is patterned into a plurality of layers 5a in parallel with each other in order to define a width thereof in a direction of a channel width of a floating gate.

5 When the first polysilicon layer 5a is patterned, the thick field insulating films 3 exist below a region where the first polysilicon layer 5a is etched, which ensures that the substrate 1 is not etched, and hence a recess such as the recess 19 illustrated in Fig. 4 is not formed.

Then, a second gate insulating film 6 is formed all over the product, and
10 a second polysilicon layer 7a is formed over the second gate insulating film 6. Then, impurities such as phosphorus (P) are ion-implanted into the second polysilicon layer 7a to thereby lower a resistance thereof. Then, as illustrated in Fig. 8A, a patterned photoresist film 18a is formed on the second polysilicon layer 7a by photolithography and dry etching. The photoresist film 18a has a pattern
15 for forming word lines.

Then, as illustrated in Fig. 8B, the second and first polysilicon layers 7a and 5a are patterned by etching with the patterned photoresist film 18a being used as a mask, to thereby form control gates 7 and floating gates 5. After removal of the photoresist film 18a, n-type impurities are ion-implanted into the
20 product with the deposited gates 5 and 7 and the field insulating films 3 being used as a mask, to thereby form drain regions 8a and source regions 8b.

Then, as illustrated in Fig. 8C, sidewall spacers 9 are formed around a sidewall of the deposited gates 5 and 7 of each of memory cells. Thereafter, a first interlayer insulating film 10 is deposited all over the product by chemical
25 vapor deposition (CVD). The first interlayer insulating film 10 is composed of silicon dioxide. Then, the first interlayer insulating film 10 is etched in selected regions to thereby form contact holes C1 reaching a surface of the source regions 8b and contact holes C2 reaching a surface of the drain regions 8a.

Then, as illustrated in Fig. 8D, an electrically conductive layer

composed of polysilicon is formed all over the product, and then patterned to thereby form a common source line 17a and an extended bit line 17b. The common source line 17a connects the source regions 8b in a direction in which the word lines extend. The extended bit line 17b makes electrical contact with the drain region 8a through the contact hole C2, and covers a portion of the first interlayer insulating film 10 around the contact hole C2 therewith. The electrically conductive layer from which the common source line 17a and the extended bit line 17b are formed may be composed of refractory metal, silicide thereof, or polycide thereof, as well as polysilicon.

Then, a second interlayer insulating film 13 composed of BPSG is deposited all over the product. Thereafter, a photoresist film 18c is formed, and then, patterned by photolithography and dry etching so as to have an opening above the extended bit line 17b. Then, the second interlayer insulating film 13 is etched with the patterned photoresist film 18c being used as a mask, to thereby form through-holes 14 reaching the extended bit line 17b.

After removal of the photoresist film 18c, aluminum alloy is deposited by sputtering. Then, the aluminum alloy is patterned by photolithography and dry etching to thereby form bit lines 12 (see Figs. 5, 6 and 7) extending perpendicularly to the word lines. Then, the product is entirely covered with a passivation film 16 (see Figs. 4, 6 and 7) composed of PSG. Thus, there is completed a non-volatile semiconductor memory device as illustrated in Figs. 4 to 7.

In accordance with the above-mentioned method, when the first polysilicon layer 5a is etched, the thick field insulating films 3 exist below a region to be etched. When the second and first polysilicon layers 7a and 5a are patterned to thereby form the control gate 7 and the floating gate 5, a region where only a single polysilicon layer is etched is a region located above the field insulating regions 3. Hence, the above-mentioned undesirable recess 19 caused by etching a polysilicon layer is not formed. Accordingly, there is solved a

problem that junction leakage occurs due to the recess, and resultingly data-writing and data-eliminating properties are deteriorated, and that a fabrication yield due to the breakage in a source region is reduced.

5 A semiconductor device including a high-rate CMOS logic circuit is generally designed to have two or more wiring layers. When a non-volatile memory is formed on a common semiconductor substrate on which a high-rate CMOS logic circuit is also formed, it is required that an increase in the number of additional fabrication steps is avoided and that the non-volatile memory is small in size, in order to reduce fabrication costs and integrate the device in a higher
10 density.

In the conventional method having been explained with reference to Figs. 5, 6, 7 and 8A to 8D, the common source line is formed of the electrically conductive layer composed of electrically conductive material such as polysilicon, after the contact hole has been formed. Hence, the above-mentioned
15 conventional method has a problem that the number of additional fabrication steps is increased relative to the number of steps for fabricating CMOS logic circuit having two or more wiring layers, and hence, fabrication costs are also increased.

In addition, since the common source line is formed of an electrically
20 conductive layer composed of polysilicon, the common source line unavoidably has high resistivity, which causes problems that data-writing and data-eliminating properties of a non-volatile memory are deteriorated, and that a speed at which a memory cell reads out data is reduced.

The common source line may be designed to have a smaller resistance
25 by increasing an area of the electrically conductive layer and/or forming a backing wiring layer composed of aluminum. However, this makes it difficult to reduce a size of a memory cell, and reduce fabrication costs per a chip.

SUMMARY OF THE INVENTION

It is an object of the present invention to provide an electrically erasable programmable read only memory which is capable of being formed commonly on a semiconductor substrate on which a high-rate CMOS
5 semiconductor device is also formed, without an increase in the number of additional fabrication steps, and also capable of writing data thereinto and reading data therefrom at a high rate without an increase in a cell size.

The above-mentioned object can be accomplished by presenting a non-volatile memory including memory cells having a floating gate and a control gate
10 doubling as a word line, field insulating films each extending perpendicularly to word lines to thereby electrically insulate the memory cells from one another, a common source line extending in parallel to the word lines to thereby connect source regions of the memory cells to one another, and a bit line extending perpendicularly to the word lines to thereby connect drain regions of the memory
15 cells to one another. The common source line may be formed of a first metal wiring layer, and the bit line may be formed of a second metal wiring layer.

Specifically, in one aspect of the present invention, there is provided an EEPROM semiconductor device including (a) a plurality of field insulating films each extending perpendicularly to word lines, (b) a plurality of memory cells
20 arranged in a matrix, each memory cell including a floating gate, a control gate formed on the floating gate and doubling as a word line, and source and drain regions located at either sides of the control gate, (c) a common source line extending in parallel with the word lines and connecting source regions of the memory cells with each other, and (d) a first bit line extending perpendicularly to
25 the word lines and connecting drain regions of the memory cells with each other.

The common source line may be constituted of a first metal wiring layer, which is preferably composed of aluminum. The bit line may be constituted of a second metal wiring layer, which is preferably composed of aluminum.

The EEPROM semiconductor device may further include a plurality of

second bit lines formed above the drain regions of the memory cells, in which case, it is preferable that the first bit line connects the second bit lines with one another.

It is preferable that both the second bit lines and the common source
5 line are constituted of a first metal wiring layer, which is preferably composed of aluminum.

The EEPROM semiconductor device may further include CMOS logic circuit including both the common source line and the first bit line, and formed on a common semiconductor substrate.

10 There is further provided an EEPROM semiconductor device including (a) a plurality of field insulating films each extending perpendicularly to word lines, (b) a plurality of memory cells arranged in a matrix, each memory cell including a floating gate, a control gate formed on the floating gate and doubling as a word line; and source and drain regions located at either sides of the control
15 gate, (c) a first bit line extending perpendicularly to the word lines and connecting drain regions of the memory cells with each other, and (d) a first common source line extending in parallel with the word lines and connecting source regions of the memory cells with each other.

The EEPROM semiconductor device may further include a plurality of
20 second common source lines formed above the source regions of the memory cells, in which case, the first common source line preferably connects the second common source lines with one another.

It is preferable that both the second common source lines and the bit
line are constituted of a first metal wiring layer, which is preferably composed of
25 aluminum.

The EEPROM semiconductor device may further include backing wiring layers each of which is connected to the word lines at every certain number of bits, in which case, it is preferable that both the backing wiring layers and the first common source lines are constituted of a second metal wiring layer.

In another aspect, there is provided a method of fabricating an EEPROM semiconductor device, including the steps of (a) forming a plurality of field insulating films in parallel on a semiconductor substrate, (b) forming a first gate insulating film in each of active regions, (c) forming a plurality of first polysilicon layers in parallel with one another perpendicularly to word lines, (d) forming a second gate insulating film and a second polysilicon layer all over the product resulting from the step (c), (e) patterning the second polysilicon layer, the second gate insulating film, and the first polysilicon layer to thereby form a control gate and a floating gate, (f) forming drain and source regions, (g) forming a first interlayer insulating layer all over the product resulting from the step (f), (h) forming a first metal wiring layer which is patterned so as to form both a common source line extending in parallel with the word lines and connecting source regions to one another, and an extended bit line connecting the drain region to a bit line, (i) forming a second interlayer insulating layer all over the product resulting from the step (h), and (j) forming a second metal wiring layer which is patterned so as to form a bit line connecting the drain regions to one another.

The second gate insulating film may have a three-layered structure of oxide/nitride/oxide films.

There is further provided a method of fabricating an EEPROM semiconductor device, including the steps of (a) forming a plurality of field insulating films in parallel on a semiconductor substrate, (b) forming a first gate insulating film in each of active regions, (c) forming a plurality of first polysilicon layers in parallel with one another perpendicularly to word lines, (d) forming a second gate insulating film and a second polysilicon layer all over the product resulting from the step (c), (e) patterning the second polysilicon layer, the second gate insulating film, and the first polysilicon layer to thereby form a control gate and a floating gate, (f) forming drain and source regions, (g) forming a first interlayer insulating layer all over the product resulting from the step (f), (h) forming a first metal wiring layer which is patterned so as to form both a bit line

extending almost in parallel with the field insulating films and connecting drain regions to one another, and an extended common source line connecting the source region to a later mentioned common source line, (i) forming a second interlayer insulating layer all over the product resulting from the step (h), and (j) forming a
5 second metal wiring layer which is patterned so as to form a common source line connecting the source regions to one another.

The method may further include the step of forming backing wiring layers connecting to the control gate at a certain interval, in which case, the backing wiring layers are preferably constituted of the second metal wiring layer.

10 The above and other objects and advantageous features of the present invention will be made apparent from the following description made with reference to the accompanying drawings, in which like reference characters designate the same or similar parts throughout the drawings.

15 BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a plan view of a conventional memory cell array.

Fig. 2 is a plan view of the conventional memory cell array illustrated in Fig. 1, being fabricated.

20 Figs. 3A to 3D are cross-sectional views taken along the line III-III in Fig. 1, illustrating respective steps of a method of fabricating the memory cell array illustrated in Fig. 1.

Fig. 4 is a cross-sectional view taken along the line IV-IV in Fig. 1.

Fig. 5 is a plan view of another conventional memory cell array.

Fig. 6 is a cross-sectional view taken along the line VI-VI in Fig. 5.

25 Fig. 7 is a cross-sectional view taken along the line VII-VII in Fig. 5.

Figs. 8A to 8D are cross-sectional views taken along the line VI-VI in Fig. 5, illustrating respective steps of a method of fabricating the memory cell array illustrated in Fig. 5.

Fig. 9 is a plan view of a memory cell array in accordance with the first

embodiment of the present invention.

Fig. 10 is a plan view of the memory cell array illustrated in Fig. 9, being fabricated.

5 Figs. 11A to 11E are cross-sectional views taken along the line 11E-11E in Fig. 9, illustrating respective steps of a method of fabricating the memory cell array illustrated in Fig. 9.

Fig. 12 is a plan view of a memory cell array in accordance with the second embodiment of the present invention.

Fig. 13 is a cross-sectional view taken along the line XIII-XIII in Fig. 12.

10 Fig. 14 is a cross-sectional view taken along the line XIV-XIV in Fig. 12.

Fig. 15 is a cross-sectional view taken along the line XV-XV in Fig. 12.

Figs. 16A and 16B are cross-sectional views taken along the line XIII-XIII in Fig. 12, illustrating respective steps of a method of fabricating the memory cell array illustrated in Fig. 12.

15 Fig. 17 is a plan view of a memory cell array in accordance with the third embodiment of the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

[First Embodiment]

20 Fig. 9 illustrates a memory cell array in accordance with the first embodiment. As illustrated in Fig. 9, a plurality of field insulating films 3 is formed in parallel perpendicularly to word lines. Control gates 7 doubling as word lines extend perpendicularly to the field insulating films 3. Floating gates 5 are formed on channel regions located below the control gates 7. That is, the
25 control gates 7 are deposited on the floating gates 5. Drain regions 8a and source regions 8b are formed in a semiconductor substrate at either sides of the deposited gates 7 and 5.

The source regions 8b are connected to each other via contact holes 11 through a common source line 12a extending in parallel with the word lines and

composed of a first aluminum wiring layer. The drain regions 8a are connected to extended bit lines 12b composed of the first aluminum wiring layer via the contact hole 11, and are connected to one another through a bit line 15a composed of a second aluminum wiring layer in a direction perpendicular to the word lines.

5 A method of fabricating the memory cell array in accordance with the first embodiment is explained hereinbelow with reference to Figs. 11A to 11E.

As illustrated in Fig. 11A, a p-type semiconductor substrate 1 is ion-implanted at about 100 KeV with doses of about 1×10^{13} atoms/cm² with p-type impurities such as boron (B), followed by annealing at about 1000°C. Thus, there
10 is formed a p-type well 2 in the p-type semiconductor substrate 1 in a region where a memory cell array is to be formed.

Then, a plurality of field insulating films 3 composed of silicon dioxide are formed in parallel by selective oxidation. The field insulating films 3 extend perpendicularly to word lines which will be formed later, and have a thickness in
15 the range of 4000 to 8000 angstroms. The field insulating films 3 are not illustrated only in Fig. 11A, but illustrated in Fig. 10.

Then, a substrate surface of active regions are thermally oxidized at a temperature in the range of 700 to 850 degrees centigrade to thereby form a first gate insulating film 4 which will make a gate oxide film of memory cells. The
20 thus formed first gate insulating film 4 has a thickness of about 100 angstroms.

Then, a first polysilicon layer 5a is formed all over the first gate insulating film 4 by a thickness in the range of about 1500 to about 2500 angstroms by reduced pressure CVD. The first polysilicon layer 5a will make a floating gate. Then, n-type impurities such as phosphorus (P) are doped into the
25 first polysilicon layer 5a by thermal diffusion or ion-implantation to thereby lower a resistance of the first polysilicon layer 5a.

Then, as illustrated in Fig. 10, the first polysilicon layer 5a is patterned by photolithography and dry etching into a plurality of layers 5a in parallel with each other so that the layers 5a extend perpendicularly to word lines which will be

formed later, in order to define a width thereof in a direction of a channel width of a floating gate.

When the first polysilicon layer 5a is patterned, the thick field insulating films 3 exist below a region where the first polysilicon layer 5a is etched, which ensures that the substrate 1 is not etched in an etching step for forming a gate electrode, and hence a recess such as the recess 19 illustrated in Fig. 4 is not formed.

Then, a second gate insulating film 6 having a thickness in the range of about 200 to about 300 angstroms is formed all over the product by thermal oxidation or CVD. The second gate insulating film 6 may be designed to have a three-layered structure of oxide/nitride/oxide films, which called ONO film.

The second gate insulating film 6 formed outside a region where memory cell array is to be formed is removed by wet or dry etching, using acid such as hydrofluoric acid. Thereafter, a second polysilicon layer 7a is formed all over the second gate insulating film 6 by reduced pressure CVD. The second polysilicon layer 7a will make a control gate and a gate electrode of peripheral transistors. Then, n-type impurities such as phosphorus (P) are introduced into the second polysilicon layer 7a by thermal diffusion or ion-implantation to thereby lower a resistance thereof. On the second polysilicon layer 7a may be formed a film composed of silicide of refractory metal such as W, Ti and Mo to thereby form a polycide structure film.

Then, as illustrated in Fig. 11A, a patterned photoresist film 18a is formed on the second polysilicon layer 7a by photolithography and dry etching. The photoresist film 18a has a pattern for forming control gates.

Then, as illustrated in Fig. 11B, the second polysilicon layer 7a, the second gate insulating film 6 and the first polysilicon layer 5a are patterned by reactive ion etching (RIE) with the patterned photoresist film 18a being used as a mask, to thereby form control gates 7 and floating gates 5 in self-align fashion.

After removal of the photoresist film 18a, the product is ion-implanted

at about 50 to 70 KeV with doses of about 1×10^{15} atoms/cm² with n-type impurities such as arsenic (As) with the deposited gates 5 and 7 and the field insulating films 3 being used as a mask, to thereby form drain regions 8a and source regions 8b.

5 Then, as illustrated in Fig. 11C, sidewall spacers 9 are formed around a sidewall of the deposited gates 5 and 7 of each of memory cells in order to cause CMOS transistors located outside memory cell array regions to have a LDD-structure. Thereafter, a first interlayer insulating film 10 is deposited all over the product by chemical vapor deposition (CVD). The first interlayer insulating
10 film 10 is composed of BPSG and has a thickness in the range of 6000 to 8000 angstroms. Then, there is formed a photoresist film 18b by photolithography and dry etching. The photoresist film 18b has openings above the source regions 8b and the drain regions 8a. Then, the first interlayer insulating film 10 is etched by RIE in selected regions with the photoresist film 18b being used as a mask, to
15 thereby form contact holes 11 reaching all the source and drain regions 8b and 8a of the memory cells.

Then, as illustrated in Fig. 11D, aluminum alloy is deposited over the product by sputtering by a thickness in the range of about 4000 to about 6000 angstroms. The thus deposited aluminum alloy is patterned to thereby form a
20 common source line 12a and an extended bit line 12b both as a first aluminum wiring layer. The common source line 12a extends in parallel with the word lines, and connects the source regions 8b located in a direction in which the word lines extend, to one another. The extended bit line 12b is a junction through which the drain regions 8a make electrical contact with a bit line.

25 Then, a second interlayer insulating film 13 composed of BPSG is deposited all over the product by CVD. The second interlayer insulating film 13 has a thickness in the range of about 4000 to about 5000 angstroms. Thereafter, a photoresist film 18c is formed, and then, patterned by photolithography and dry etching so as to have an opening above the drain regions 8a. Then, the second

interlayer insulating film 13 is etched by RIE with the patterned photoresist film 18c being used as a mask, to thereby form through-holes 14 reaching the extended bit line 12b.

After removal of the photoresist film 18c, as illustrated in Fig. 11E, an
5 aluminum alloy film having a thickness in the range of about 4000 to about 6000 angstroms, as a second aluminum wiring layer, is deposited by sputtering over the product. Then, the aluminum alloy film is patterned by photolithography and dry etching to thereby form bit lines 15a in parallel with the field insulating film 3. The bit lines 15a connect the drain regions 8a located adjacent to the field
10 insulating film 3, to one another.

In CMOS logic products where a memory cell is formed on a common substrate, wirings are also made in CMOS logic circuit in first and second metal wiring layers in a memory cell array region. If a contact hole or a through-hole were filled with metal such as tungsten (W) in CMOS logic circuit, wirings can be
15 made in the same manner also in a memory cell array.

Then, the product is entirely covered with a passivation film 16 composed of PSG. Thus, there is completed the memory cell array in accordance with the first embodiment.

[Second Embodiment]

20 Figs. 12 to 15 illustrate a memory cell array in accordance with the second embodiment.

The second embodiment is different from the first embodiment in that the bit line 12c is constituted of the first aluminum wiring layer, and the common source line 15b is constituted of the second aluminum wiring layer. In the second
25 embodiment, the drain regions 8a arranged in parallel with the field insulating films 3 are connected to one another through the bit line 12c constituted of the first aluminum wiring layer and extending almost in parallel with the field insulating films 3, and a common extended source line 12d constituted of the first aluminum wiring layer is formed on the source regions 8b. The source regions 8b

arranged in parallel with the word lines are connected commonly to the common source line 15b via the common extended source line 12d. The common source line 15b is constituted of the second aluminum wiring layer, and extends in parallel with the word lines.

5 A method of fabricating the memory cell array in accordance with the second embodiment is explained hereinbelow with reference to Figs. 16A and 16B.

 The method of fabricating the memory cell array in accordance with the second embodiment has the same fabrication steps from the first step to the step illustrated in Fig. 11C as those in the method of fabricating the memory cell array
10 in accordance with the first embodiment.

 As illustrated in Fig. 11C or Fig. 16A, there are formed the contact holes 11 reaching all the drain regions 8a and source regions 8b formed in the memory cell array.

 Then, as illustrated in Fig. 16B, aluminum alloy is deposited over the
15 product by sputtering by a thickness in the range of about 4000 to about 6000 angstroms. The thus deposited aluminum alloy is patterned to thereby form a bit line 12c and a common extended source line 12d both as a first aluminum wiring layer. The bit line 12c extends almost in parallel with the field insulating films 3, and connects the drain regions 8a located in parallel with the field
20 insulating films 3, to one another. The common extended source line 12d is a junction through which the source regions 8b make electrical contact with the common source line 15b.

 Then, a second interlayer insulating film 13 composed of BPSG is deposited all over the product by CVD. The second interlayer insulating film 13
25 has a thickness in the range of about 4000 to about 5000 angstroms. Thereafter, a photoresist film 18d is formed, and then, patterned by photolithography and dry etching so as to have an opening above the source regions 8b. Then, the second interlayer insulating film 13 is etched by RIE with the patterned photoresist film 18d being used as a mask, to thereby form through-holes 14 reaching the common

extended source line 12d.

After removal of the photoresist film 18d, as illustrated in Fig. 16B, an aluminum alloy film having a thickness in the range of about 4000 to about 6000 angstroms, as a second aluminum wiring layer, is deposited by sputtering over the product. Then, the aluminum alloy film is patterned by photolithography and dry etching to thereby form a common source line 15b in parallel with the word lines. The common source line 15b connects the source regions 8b located in parallel with the word lines, to one another.

Then, the product is entirely covered with a passivation film 16 composed of PSG. Thus, there is completed the memory cell array in accordance with the second embodiment as illustrated in Fig. 13.

In the above-mentioned second embodiment, a wiring layer constituted of the second aluminum wiring layer is only the common source line 15b. Hence, it is possible for the common source line 15b to have a greater width than a width of a common source line in the first embodiment, which ensures a further reduction in a resistance of the common source line 15b, resulting in that the memory cell could operate at a higher rate.

[Third Embodiment]

Fig. 17 is a plan view illustrating a memory cell array in accordance with the third embodiment. Parts or elements corresponding to those of the memory cell array in accordance with the second embodiment illustrated in Fig. 12 have been provided with the same reference numerals, and are not explained in detail.

The third embodiment is different from the second embodiment in that backing wiring layers 15c constituted of the second aluminum wiring layer are formed above the control gates 7, and connect to the control gates 7 at a certain interval.

In the second embodiment, since the second aluminum wiring layer is formed only into the common source line 15b, the common source line 15b was

designed to have a greater width for lowering a resistance thereof. In the third embodiment, it is possible to operate a memory cell array at a higher rate by lowering a resistance of word lines.

5 The backing wiring layers 15c illustrated in Fig. 17 are designed to be connected to the word lines or control gates 7 via contact holes at every 32 bits, for instance.

The word lines are generally composed of polysilicon or polycide. However, these materials have greater resistivity than other metals. In addition, since the word lines are so long, a great degree of RC is generated in the word
10 lines, and may cause a memory cell array to operate at a lower rate. To the contrary, in accordance with the present embodiment, the backing wiring layers 15c lower a resistance of the word lines, and hence, data-reading can be accomplished at a higher rate.

While the present invention has been described in connection with
15 certain preferred embodiments, it is to be understood that the subject matter encompassed by way of the present invention is not to be limited to those specific embodiments. On the contrary, it is intended for the subject matter of the invention to include all alternatives, modifications and equivalents as can be included within the spirit and scope of the following claims.

20 The entire disclosure of Japanese Patent Application No. 9-205592 filed on July 31, 1997 including specification, claims, drawings and summary is incorporated herein by reference in its entirety.

WHAT IS CLAIMED IS:

1. An EEPROM semiconductor device comprising:

5 (a) a plurality of field insulating films each extending perpendicularly to word lines;

(b) a plurality of memory cells arranged in a matrix, each memory cell including a floating gate, a control gate formed on said floating gate and doubling as a word line, and source and drain regions located at either sides of said control gate;

10 (c) a common source line extending in parallel with said word lines and connecting source regions of said memory cells with each other; and

(d) a first bit line extending perpendicularly to said word lines and connecting drain regions of said memory cells with each other.

15 2. The EEPROM semiconductor device as set forth in claim 1, wherein said common source line is constituted of a first metal wiring layer.

3. The EEPROM semiconductor device as set forth in claim 2, wherein said first metal wiring layer is composed of aluminum.

20

4. The EEPROM semiconductor device as set forth in claim 1, wherein said bit line is constituted of a second metal wiring layer.

25 5. The EEPROM semiconductor device as set forth in claim 4, wherein said second metal wiring layer is composed of aluminum.

6. The EEPROM semiconductor device as set forth in claim 1, further comprising a plurality of second bit lines formed above said drain regions of said memory cells, and wherein said first bit line connects said second bit lines with

one another.

7. The EEPROM semiconductor device as set forth in claim 6, wherein both said second bit lines and said common source line are constituted of a first metal wiring layer.

8. The EEPROM semiconductor device as set forth in claim 7, wherein said first metal wiring layer is composed of aluminum.

9. The EEPROM semiconductor device as set forth in claim 1, further comprising CMOS logic circuit including both said common source line and said first bit line, and formed on a common semiconductor substrate.

10. An EEPROM semiconductor device comprising:

(a) a plurality of field insulating films each extending perpendicularly to word lines;

(b) a plurality of memory cells arranged in a matrix, each memory cell including a floating gate, a control gate formed on said floating gate and doubling as a word line; and source and drain regions located at either sides of said control gate;

(c) a first bit line extending perpendicularly to said word lines and connecting drain regions of said memory cells with each other; and

(d) a first common source line extending in parallel with said word lines and connecting source regions of said memory cells with each other.

11. The EEPROM semiconductor device as set forth in claim 9, wherein said first bit line is constituted of a first metal wiring layer.

12. The EEPROM semiconductor device as set forth in claim 11, wherein said

first metal wiring layer is composed of aluminum.

13. The EEPROM semiconductor device as set forth in claim 10, wherein said first common source line is constituted of a second metal wiring layer.

5

14. The EEPROM semiconductor device as set forth in claim 13, wherein said second metal wiring layer is composed of aluminum.

15. The EEPROM semiconductor device as set forth in claim 10, further comprising a plurality of second common source lines formed above said source regions of said memory cells, and wherein said first common source line connects said second common source lines with one another.

16. The EEPROM semiconductor device as set forth in claim 15, wherein both said second common source lines and said bit line are constituted of a first metal wiring layer.

17. The EEPROM semiconductor device as set forth in claim 16, wherein said first metal wiring layer is composed of aluminum.

20

18. The EEPROM semiconductor device as set forth in claim 10, further comprising CMOS logic circuit including both said bit line and said first common source line, and formed on a common semiconductor substrate.

19. The EEPROM semiconductor device as set forth in claim 10, further comprising backing wiring layers each of which is connected to said word lines at every certain number of bits.

20. The EEPROM semiconductor device as set forth in claim 19, wherein

both said backing wiring layers and said first common source lines are constituted of a second metal wiring layer.

21. A method of fabricating an EEPROM semiconductor device, comprising
5 the steps of:

(a) forming a plurality of field insulating films in parallel on a semiconductor substrate;

(b) forming a first gate insulating film in each of active regions;

(c) forming a plurality of first polysilicon layers in parallel with one another
10 perpendicularly to word lines;

(d) forming a second gate insulating film and a second polysilicon layer all over the product resulting from said step (c);

(e) patterning said second polysilicon layer, said second gate insulating film, and said first polysilicon layer to thereby form a control gate and a floating gate;

15 (f) forming drain and source regions;

(g) forming a first interlayer insulating layer all over the product resulting from said step (f);

(h) forming a first metal wiring layer which is patterned so as to form both a common source line extending in parallel with said word lines and connecting
20 source regions to one another, and an extended bit line connecting said drain region to a bit line;

(i) forming a second interlayer insulating layer all over the product resulting from said step (h); and

(j) forming a second metal wiring layer which is patterned so as to form a bit
25 line connecting said drain regions to one another.

22. The method as set forth in claim 21, wherein said second gate insulating film has a three-layered structure of oxide/nitride/oxide films.

23. The method as set forth in claim 21, wherein said first and second metal wiring layers are composed of aluminum.

24. A method of fabricating an EEPROM semiconductor device, comprising
5 the steps of:

(a) forming a plurality of field insulating films in parallel on a semiconductor substrate;

(b) forming a first gate insulating film in each of active regions;

(c) forming a plurality of first polysilicon layers in parallel with one another
10 perpendicularly to word lines;

(d) forming a second gate insulating film and a second polysilicon layer all over the product resulting from said step (c);

(e) patterning said second polysilicon layer, said second gate insulating film, and said first polysilicon layer to thereby form a control gate and a floating gate;

15 (f) forming drain and source regions;

(g) forming a first interlayer insulating layer all over the product resulting from said step (f);

(h) forming a first metal wiring layer which is patterned so as to form both a bit line extending almost in parallel with said field insulating films and
20 connecting drain regions to one another, and an extended common source line connecting said source region to a later mentioned common source line;

(i) forming a second interlayer insulating layer all over the product resulting from said step (h); and

(j) forming a second metal wiring layer which is patterned so as to form a
25 common source line connecting said source regions to one another.

25. The method as set forth in claim 24, further comprising the step of forming backing wiring layers connecting to said control gate at a certain interval.

26. The method as set forth in claim 25, wherein said backing wiring layers are constituted of said second metal wiring layer.

ABSTRACT OF THE DISCLOSURE

There is provided an EEPROM semiconductor device including (a) a plurality of field insulating films each extending perpendicularly to word lines, (b) 5 a plurality of memory cells arranged in a matrix, each memory cell having a floating gate, a control gate formed on the floating gate and doubling as a word line, and source and drain regions located at either sides of the control gate, (c) a common source line extending in parallel with the word lines and connecting source regions of the memory cells with each other, and (d) a first bit line 10 extending perpendicularly to the word lines and connecting drain regions of the memory cells with each other. The above-mentioned EEPROM semiconductor device makes it possible to form CMOS logic circuit together with a non-volatile memory on a common semiconductor substrate without increasing fabrication steps, and also makes it possible for the non-volatile memory to write data 15 thereinto and read data therefrom at a higher rate without an increase in a cell size.

FIG. 1
PRIOR ART




FIG. 2
PRIOR ART




FIG. 3A
PRIOR ART




FIG. 3B
PRIOR ART




FIG. 3C
PRIOR ART




FIG. 3D
PRIOR ART




FIG. 4
PRIOR ART




FIG. 5
PRIOR ART




FIG. 6
PRIOR ART




FIG. 7
PRIOR ART




FIG. 8A
PRIOR ART




FIG. 8B
PRIOR ART




FIG. 8C
PRIOR ART




FIG. 8D
PRIOR ART




FIG. 9




FIG. 10




FIG. 11A




FIG. 11B




FIG. 11C




FIG. 11D




FIG. 11E




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16A




FIG. 16B





FIG. 17



DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

EEPROM SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME

the specification of which is attached hereto unless the following box is checked:

☐ was filed on _____ as United States Application Number or PCT International Application Number _____ and was amended on _____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is known by me to be material to patentability as defined in Title 37, Code of Federal Regulations § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, § 119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate, or § 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed:

PRIOR FOREIGN APPLICATION(S)

NUMBER	COUNTRY	DAY/MONTH/YEAR FILED	PRIORITY CLAIMED
9-205592	Japan	31/7/1997	Yes

I hereby claim the benefit under Title 35, United States Code § 119(e) of any United States provisional application(s) listed below.

APPLICATION NO.	FILING DATE


I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s), or § 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose information which is known by me to be material to patentability as defined in Title 37, Code of Federal Regulations § 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application:


APPLICATION SERIAL NO.	FILING DATE	STATUS: PATENTED, PENDING, ABANDONED

I hereby appoint as my attorneys, with full powers of substitution and revocation, to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: Stephen A. Bent, Reg. No. 29,768; David A. Blumenthal, Reg. No. 26,257; William T. Ellis, Reg. No. 26,874; John J. Feldhaus, Reg. No. 28,822; Donald D. Jeffery, Reg. No. 19,980; Eugene M. Lee, Reg. No. 32,039; Peter G. Mack, Reg. No. 26,001; Brian J. McNamara, Reg. No. 32,789; Sybil Meloy, Reg. No. 22,749; George E. Quillin, Reg. No. 32,792; Colin G. Sandercock, Reg. No. 31,298; Bernhard D. Saxe, Reg. No. 28,665; Charles F. Schill, Reg. No. 27,590; Richard L. Schwaab, Reg. No. 25,479; Arthur Schwartz, Reg. No. 22,115; Harold C. Wegner, Reg. No. 25,258.

Address all correspondence to FOLEY & LARDNER, Washington Harbour, 3000 K Street, N.W., Suite 500, P.O. Box 25696, Washington, D.C. 20007-8696. Address telephone communications to _____ at (202) 672-5300.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of First or Sole Inventor TAKAAKI NAGAI	Signature of First or Sole Inventor <i>Takaaki Nagai</i> 	Date July 13, 1998
Residence Address Tokyo, Japan	Country of Citizenship Japanese	
Post Office Address c/o NEC Corporation, 7-1, Shiba 5-chome, Minato-ku, Tokyo, Japan		

Full Name of Second Inventor MASAHIRO SHINMORI	Signature of Second Inventor <i>Masahiro Shinmori</i> 	Date July 13, 1998
Residence Address Tokyo, Japan	Country of Citizenship Japanese	
Post Office Address c/o NEC Corporation, 7-1, Shiba 5-chome, Minato-ku, Tokyo, Japan		

Full Name of Third Inventor	Signature of Third Inventor	Date
Residence Address	Country of Citizenship	
Post Office Address		

Full Name of Fourth Inventor	Signature of Fourth Inventor	Date
Residence Address	Country of Citizenship	
Post Office Address		

Full Name of Fifth Inventor	Signature of Fifth Inventor	Date
Residence Address	Country of Citizenship	
Post Office Address		